Click here for EDACafe
Search:
IP Search
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |  ItZnewz  |
  Free 25MB Email | Submit Material | Universities | Books & Courses | Events | Advertise | PCBCafe | Subscription |
Cadence
http://www.mentor.com/dft/
http://www.mentor.com/jobs/
 EDACafe 

Zarlink First-to-Market With Single-Chip Processor for Emerging IP/Ethernet "Pseudo-Wire" Services

- Dedicated processor transports Fast Ethernet traffic across PSNs (packet-switched networks) using pseudo-wires, meeting the Martini draft standard - Sets stage for lower cost, more efficient data services

OTTAWA, Canada, Nov. 12 /PRNewswire-FirstCall/ -- Zarlink Semiconductor (NYSE/TSX:ZL) today unveiled the ZL(TM)50130, the first Ethernet pseudo-wire processor for data services based on the industry's newest IP (Internet Protocol)/Ethernet draft standard.

The IETF's (Internet Engineering Task Force) PWE3 (pseudo-wire emulation edge-to-edge) working group has drafted a set of proposals for transparently tunneling layer 2 traffic - such as Ethernet - across IP or MPLS (multi- protocol label switching)-based packet-switched networks by creating virtual LAN connections, called pseudo-wire connections. By providing a single network framework for LAN data transport, pseudo-wire services set the stage for more cost-effective and operationally efficient data services.

Zarlink is addressing this emerging standard with the ZL50130 device, a dedicated single-chip, 128-link Ethernet pseudo-wire processor. The device encapsulates Ethernet frames, including maximum-size frames, into IP or MPLS packets and transports them through a packet-switched network over pseudo- wires for reconstruction at the destination point.

"Our ZL50130 processor delivers the highest-performance PWE3 processing capability in the industry, and it's easier and less costly to implement than software-based network processors," said Bruce Ernhofer, product manager, Packet Processors, Zarlink Semiconductor. "The chip features integrated memory, which helps shrink equipment size and cost by supporting PWE3 applications with fewer devices."

Zarlink's ZL50130 chip is designed for a broad mix of network edge equipment, including switches, routers, and IADs (integrated access devices). When coupled with Zarlink's Ethernet switches, such as the ZL50408 device, multiple inputs can be aggregated with rate control.

Pseudo-wire services lower packet network costs

Traditional LANs and PSNs operate as separate entities, with junction points that require constant attention from network administrators. In the PSN, for example, routers are updated regularly to reflect changing LAN profiles, such as IP address additions or deletions. At the enterprise, in/outbound PSN traffic requires special processing.

Pseudo-wire services lower network management costs by improving LAN/PSN interoperation so that time-consuming router updates are unnecessary, and allowing multi-site LANs to be managed as a single network. Since pseudo wires are implemented on economical and flexible Ethernet equipment, service providers can deliver cost-effective data services with a wider range of bandwidth options than those offered by today's leased lines or VPNs (virtual private networks).

Standards-compliant PWE3 processing engine

The ZL50130 processor is fully compliant with the Martini draft standard for Ethernet pseudo wires (draft-ietf-pwe3-ethernet-encap) prepared by IETF's PWE3 working group. Now in its final review stage, the standard is expected to be adopted by IETF in 2004.

The ZL50130 device provides simultaneous support for 128 edge-to-edge, wire-speed Fast Ethernet connections across PSN facilities. Packets from a single LAN may be directed onto a single pseudo wire, or split across multiple connections based on source and destination addresses. This capability allows enterprises to use pseudo-wire services to interconnect multiple sites over one LAN. On its ingress, the device offers two Fast Ethernet ports, traffic from which is aggregated onto one Fast Ethernet output.

Advanced on-chip QoS (quality of service) mechanisms, such as weighted fair queuing and strict priority, allow Zarlink's ZL50130 processor to support up to four different service classes.

With a flexible 32-bit host CPU (central processing unit) interface and API (application programming interface), the processor is easy to implement. To reduce cost and footprint, the ZL50130 device includes sufficient on-board SRAM (static random access memory) to support most PWE3 applications without external memory devices.

Pricing and availability

The ZL50130 PWE3 processor is now in production. It is supported by a reference design and evaluation board, and offered in a 552-pin PBGA (plastic ball grid array) package. In quantities of 1,000, the ZL50130 is priced at US$62.50. For more information please visit http://products.zarlink.com/profiles/ZL50130.

About Zarlink Semiconductor

For almost 30 years, Zarlink Semiconductor has delivered semiconductor solutions that drive the capabilities of voice, enterprise, broadband and wireless communications. The company's success is built on its technology strengths, including voice and data networks, consumer and ultra low-power communications, and high-performance analog. For more information, visit http://www.zarlink.com/.

Certain statements in this press release constitute forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. Such forward-looking statements involve known and unknown risks, uncertainties, and other factors which may cause the actual results, performance or achievements of the Company to be materially different from any future results, performance, or achievements expressed or implied by such forward-looking statements. Such risks, uncertainties and assumptions include, among others, the risks discussed in documents filed by the Company with the Securities and Exchange Commission. Investors are encouraged to consider the risks detailed in those filings.

A high-resolution photograph is available at http://news.zarlink.com/visual_center/. Zarlink, ZL, and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

CONTACT: Zarlink, Michael Salter, Media Relations,
613 270-7115, michael.salter@zarlink.com; United States, Natalie Sauve,
High Road Communications, 613 236-0909, nsauve@highroad.com; Europe, June
Stokes, Pinnacle Marketing Comms., 44 (0) 1270-879205,
june@pinnacle-marketing.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
SynaptiCAD
Univ. of Phoenix Online!
DeVry Online Degrees!
Capella University!


Click here for Internet Business Systems Copyright 1994 - 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe